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In synchronous charts a developer dealt with separate signals the
changes of which took place synchronously in all chart, at selfsynchronous
approach there is not synchronization between separate events in a chart.
Necessity to control the order of passing information through the modules
requires additional vehicle expenses: introduction of additional markers of
information, synchronization of signals of separate blocks. The tasks of
synchronization processing  data can be decided both by the developer at
creation part and by the special programmatic facilities on the stage of syn-
thesis - from its high level description in special language of description of
apparatus, intended for description of selfsynchronous charts.
In difference from synchronous approach, where all events in a digi-
tal chart submit a single time signal, in a selfsynchronous chart every petti-
coat block synchronizes the work with nearby blocks due to watching of
moment of completion of calculations. A selfsynchronous processor is a
digital computing device, not requiring the central generator of clock rate
and chains, supporting distribution of general external time signal. Such
processors are expended by less energy as compared to synchronous.
Selfsynchronous processors began to create in 1950th.  There are two
going near realization of selfsynchronous charts, and more precisely to the
methods of moments determination of completion of calculations: direct de-
termination (such charts are named strictly selfsynchronous) and indirect es-
timation,  for  example,  by  a  delay  line  proper  the  worst  case  -
kvaziselfsynchronous. Because these charts do not determine the moment of
completion of calculations directly, they allow to take into account external
terms (feed, temperature) and parameters of technological process only, but
does not take into account the processed information.
At planning of internal function boxes of selfsynchronous processors
a requirement falls off in their synchronization between itself. If infor-
mation does not act on the entrance of function boxes, calculations are not
produced. Thus blocks consume minimum energy, necessary for the
maintenance of switch ability of transistors for an exit from the sleep mode.
Distributing of the productivity and energy consumption at implementation
of tasks sequence is as a result optimized, that is explained possibility of
management tension of feed of kernel and absence of external time signal.
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Creation of selfsynchronous processor is implied by careful approach
as from the side of radio electronics and software.
Let me to present you an example of the simplest strictly
selfsynchronous chart. Its basis are asynchronous catches and indicators
completions of transient, which form asynchronous registers together. A
chart works as follows. In the initial state all lines of information are
speysers N is able, and outputs of indicator blocks - in a state of logical «1»,
that talks that asynchronous catches are ready to accept information. At a
receipt on the entrance of information chart - D they pass through G-triggers
of the first asynchronous catch and further act on the entrance of combina-
tional circuit and first indicator. The presence of information on the indica-
tor  entrance  will  cause  switching of  his  output  in  the  state  of  logical  «0»,
that shows the willingness of the first asynchronous catch to accept speyser.
At his receipt on the entrance of chart it will not be able to get through the
first asynchronous catch, because an output of the second indicator is in a
state of logical «1», and the first asynchronous catch saves the previous
state on an output.
After it the time, equal to the delay of passing signals through a
combinational circuit, information appear on its output. In order that infor-
mation got through the second asynchronous catch, it is necessary, that a a
signal that is given on the second catch was «1», showing that next part of
chart is ready to accept information. If this condition is executed, infor-
mation will pass the second asynchronous catch and will cause switching of
the  second  indicator.  It  will  let  the  first  catch  to  skip  the  state  of  speyser
through itself, what will result in switching of the first indicator. When the
state of speyser will get through a combinational circuit, it will act on the
entrance of the second catch, which, while a signal that is given on the se-
cond catch is  «1», will save on the output comings before given.
In short, we are trying to provide a programming environment in
which no knowledge other than that of the target system is required and
where system engineers will be freed from any detailed knowledge of the
machine that will perform the signal processing functions.
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